A High Speed Cmos Incrementer/decrementer Circuit with Reduced Power Delay Product
نویسندگان
چکیده
– A novel circuit topology for the CMOS based Incrementer/Decrementer circuit is presented in this paper. The design methodology is extensively based on Domino logic and it utilizes a simple two level look-ahead structure. The highly parallel, regular structure of the proposed 8-bit decision module (DM) macro cell makes this design, especially advantageous for constructing higher order versions, facilitating an easier layout and test mechanism. For a 32-bit Incrementer/Decrementer circuit, based upon the proposed design, the savings in power delay product (PDP) are of the order of 65 % and 38 %, with a significant reduction in the number of transistors, in comparison with the best decision module designs reported in [1] and [2], based on a similar MOSIS 0.6 μm CMOS technology. Key-Words: Decision Module (DM), Incrementer/Decrementer, Proposed Priority Resolver (PPR), High Speed (HS) High Speed Low Power (HSLP), Power Delay Product (PDP)
منابع مشابه
A Very Fast and Low Power Incrementer and Decrementer Circuit
An Incrementer/Decrementer (INC/DEC) is an important building block in many digital systems such as the address generation unit of microcontrollers and microprocessors. In this paper, we propose novel architectures and designs for very fast and low power INC/DEC circuits that can be used in Low power RISC processors. The designs operate on the 2N-2N2P energy recovery logic design approach. The ...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملDesign of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers
In this article a low power and low latency 4-2 compressor has been presented. By using modified truth table and Pass Transistor Logic (PTL) a novel structure has been proposed which outperforms previous designs from the frequency of operation view point. The proposed design method has reduced the total transistor count considerably which will lead to reduced power consumption and smaller activ...
متن کاملDesign of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers
In this article a low power and low latency 4-2 compressor has been presented. By using modified truth table and Pass Transistor Logic (PTL) a novel structure has been proposed which outperforms previous designs from the frequency of operation view point. The proposed design method has reduced the total transistor count considerably which will lead to reduced power consumption and smaller activ...
متن کاملCircuit Design of a High Speed and Low Power CMOS Continuous-time Current Comparator
Current comparator is a fundamental component of current-mode analog integrated circuits. A novel high-performance continuous-time CMOS current comparator is proposed in this paper, which comprises one CMOS complementary amplifier, two resistive-load amplifiers and two CMOS inverters. A MOS resistor is used as the CMOS complementary amplifier’s negative feedback. Because the voltage swings of t...
متن کامل